

# SiT5187

ADVANCE



AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

## Description

The **SiT5187** is a  $\pm 0.5$  to  $\pm 2.5$  ppm MEMS Super-TCXO that is engineered for best dynamic performance. It is ideal for high reliability telecom, wireless and networking, industrial, precision GNSS and audio/video applications.

Leveraging SiTime's unique DualMEMS® temperature sensing and TurboCompensation® technologies, the SiT5187 delivers the best dynamic performance for timing stability in the presence of environmental stressors due to air flow, temperature perturbation, vibration, shock, and electromagnetic interference. This device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for a dedicated external LDO.

The SiT5187 offers three device configurations that can be ordered using [Ordering Codes](#) for:

- 1) TCXO with non-pullable output frequency,
- 2) VCTCXO allowing voltage control of output frequency,
- 3) DCTCXO enabling digital control of output frequency using an I<sup>2</sup>C interface, pullable to 5 ppt (parts per trillion) resolution.

The SiT5187 can be factory programmed for any combination of frequency, stability, voltage, and pull range. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each frequency is custom built.

Refer to [Manufacturing Guideline](#) for proper reflow profile and PCB cleaning recommendations to ensure best performance.

## Features

- Automotive AEC-Q100 qualified
- AEC-Q100 Grade 2 temp. range (-40°C to +105°C) Grade 3 and 4 also available
- Any frequency from 60 to 189 MHz, or from 200 to 220 MHz, in 1 Hz steps
- Factory programmable options for low lead time
- Best dynamic stability under airflow, thermal shock
  - $\pm 0.5$  ppm stability across temperature
  - $\pm 15$  ppb/°C typical frequency slope ( $\Delta F/\Delta T$ )
- No activity dips or micro jumps
- Resistant to shock, vibration and board bending
- On-chip regulators eliminate the need for external LDOs
- Digital frequency pulling (DCTCXO) via I<sup>2</sup>C
  - Digital control of output frequency and pull range
  - Up to  $\pm 3200$  ppm pull range
  - Frequency pull resolution down to 5 ppt
- 2.5 V, 2.8 V, 3.0 V and 3.3 V supply voltage
- LVC MOS output
- RoHS and REACH compliant
- Pb-free, Halogen-free, Antimony-free

## Applications

- Precision GNSS systems

Related products for [automotive applications](#).

For aerospace and defense applications SiTime recommends using only [Endura™ SiT5147](#).



## Block Diagram




Figure 1. SiT5187 Block Diagram

## 5.0 x 3.2 mm<sup>2</sup> Package Pinout




Figure 2. Pin Assignments (Top view)  
(Refer to [Table 11](#) for Pin Descriptions)

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



### Ordering Information

**Package Size** "F": 5.0 x 3.2 mm

**Output Waveform** "-": LVCMOS<sup>[1]</sup>

**Silicon Revision Letter**

**Part Family**

**Pin 1 Function – TCXO mode only**

"E": Output Enable  
"N": No Connect

TCXO	SiT5187AC-FK	-	33E0	-	98.123456T
VCTCXO	SiT5187AC-FK	-	33VT	-	98.123456T
DCTCXO	SiT5187AC-FK	G	33JR	-	98.123456T

**Temperature Range**

"C": -20 to 70 °C, AEC-Q100 Grade4  
"I": -40 to 85 °C, AEC-Q100 Grade3  
"E": -40 to 105 °C, AEC-Q100 Grade2

**Frequency Stability**

"K": for ±0.5 ppm  
"A": for ±1.0 ppm  
"D": for ±2.5 ppm

**I<sup>2</sup>C Address Mode – DCTCXO mode only**

Values: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Set bits 3:0 of device I<sup>2</sup>C address to the Hex value of the ordering code. When the I<sup>2</sup>C address is factory programmed using these codes, pin A0 is NC.

Value: G

The I<sup>2</sup>C address is controlled by A0 pin.

**Supply Voltage**

"25": 2.5 V ±10%  
"28": 2.8 V ±10%  
"30": 3.0 V ±10%  
"33": 3.3 V ±10%

**Packaging**

"T": 12mm Tape & Reel, 3ku reel  
"Y": 12mm Tape & Reel, 1ku reel  
(blank): bulk<sup>[2]</sup>

**Frequency**

60.000001 to 189.000000 MHz  
200.000000 to 220.000000 MHz

**Pull Range – DCTCXO mode only**

"T": ±6.25 ppm	"G": ±150 ppm
"R": ±10 ppm	"H": ±200 ppm
"Q": ±12.5 ppm	"X": ±400 ppm
"M": ±25 ppm	"L": ±600 ppm
"B": ±50 ppm	"Y": ±800 ppm
"C": ±80 ppm	"S": ±1200 ppm
"E": ±100 ppm	"Z": ±1600 ppm
"F": ±125 ppm	"U": ±3200 ppm

**Pin 1 Function – DCTCXO mode only**

"I": Output Enable  
"J": No Connect, software OE control

**Notes:**

- "-" corresponds to the default rise/fall time for LVCMOS output as specified in [Table 1](#) (Electrical Characteristics). [Contact SiTime](#) for other rise/fall time options for best EMI.
- Bulk is available for sampling only.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



## Table of Contents

- Description..... 1
- Features..... 1
- Applications ..... 1
- Block Diagram ..... 1
- 5.0 x 3.2 mm<sup>2</sup> Package Pinout..... 1
- Ordering Information..... 2
- Electrical Characteristics..... 4
- Device Configurations and Pin-outs..... 8
  - Pin-out Top Views..... 8
- Test Circuit Diagrams for LVCMOS Outputs..... 9
- Waveforms..... 10
- Timing Diagrams..... 10
- Typical Performance Plots ..... 11
- Architecture Overview..... 12
  - Frequency Stability ..... 12
  - Output Frequency and Format..... 12
  - Output Frequency Tuning ..... 12
  - Pin 1 Configuration (OE, VC, or NC) ..... 13
- Device Configurations..... 13
  - TCXO Configuration ..... 13
  - VCTCXO Configuration ..... 14
  - DCTCXO Configuration ..... 15
- VCXO-Specific Design Considerations ..... 16
  - Linearity ..... 16
  - Control Voltage Bandwidth ..... 16
  - FV Characteristic Slope K<sub>v</sub> ..... 16
  - Pull Range, Absolute Pull Range..... 17
- DCTCXO-Specific Design Considerations ..... 18
  - Pull Range and Absolute Pull Range..... 18
  - Output Frequency ..... 19
  - I<sup>2</sup>C Control Registers ..... 21
  - Register Descriptions..... 21
    - Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW) ..... 21
    - Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)..... 22
    - Register Address: 0x02. DIGITAL PULL RANGE CONTROL<sup>[14]</sup> ..... 23
  - Serial Interface Configuration Description ..... 24
  - Serial Signal Format ..... 24
  - Parallel Signal Format ..... 25
  - Parallel Data Format..... 25
  - I<sup>2</sup>C Timing Specification..... 27
  - I<sup>2</sup>C Device Address Modes ..... 28
  - Schematic Example ..... 29
- Dimensions and Patterns..... 30
- Layout Guidelines ..... 31
- Manufacturing Guidelines ..... 31

ADVANCE

SiT5187 AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO


## Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at 25°C and 3.3 V Vdd.

**Table 1. Output Characteristics**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Frequency Coverage</b>						
Nominal Output Frequency Range	F <sub>nom</sub>	60.000001	–	189	MHz	
		200	–	220	MHz	
<b>Temperature Range</b>						
Operating Temperature Range	T <sub>use</sub>	-20	–	+70	°C	AEC-Q100 Grade4, ambient temperature
		-40	–	+85	°C	AEC-Q100 Grade3, ambient temperature
		-40	–	+105	°C	AEC-Q100 Grade2, ambient temperature
<b>Frequency Stability</b>						
Initial Tolerance	F <sub>init</sub>	–	±1	–	ppm	Initial frequency at 25°C inclusive of solder-down shift at 48 hours after 2 reflows
Supply Voltage Sensitivity	F <sub>Vdd</sub>	–	±7.10	–	ppb	±0.5 ppm F <sub>stab</sub> , Vdd ±5%
		–	±11.83	–	ppb	±1.0ppm F <sub>stab</sub> , Vdd ±5%
		–	±28.40	–	ppb	±2.5 ppm F <sub>stab</sub> , Vdd ±5%
Output Load Sensitivity	F <sub>load</sub>	–	±0.81	–	ppb	±0.5 ppm F <sub>stab</sub> . LVCMOS output, 15 pF ±10%. Clipped sinewave output, 10 kΩ    10 pF ±10%
		–	±1.35	–	ppb	±1.0 ppm F <sub>stab</sub> . LVCMOS output, 15 pF ±10%. Clipped sinewave output, 10 kΩ    10 pF ±10%
		–	±3.24	–	ppb	±2.5 ppm F <sub>stab</sub> . LVCMOS output, 15 pF ±10%. Clipped sinewave output, 10 kΩ    10 pF ±10%
Frequency Stability over Temperature	F <sub>stab</sub>	-0.5	–	+0.5	ppm	Referenced to (max frequency + min frequency)/2 over the rated temperature range. Vc=Vdd/2 for VCTCXO
		-1.0	–	+1.0	ppm	
		-2.5	–	+2.5	ppm	
Frequency vs. Temperature Slope	ΔF/ΔT	–	±15	–	ppb/°C	±0.5 ppm F <sub>stab</sub> , -40 to 105 °C
		–	±25	–	ppb/°C	±1.0 ppm F <sub>stab</sub> , -40 to 105 °C
		–	±60	–	ppb/°C	±2.5 ppm F <sub>stab</sub> , -40 to 105 °C
Dynamic Frequency Change during Temperature Ramp	F <sub>dynamic</sub>	–	±0.13	–	ppb/s	±0.5 ppm F <sub>stab</sub> , 0.5°C/min temperature ramp rate
		–	±0.21	–	ppb/s	±1.0 ppm F <sub>stab</sub> , 0.5°C/min temperature ramp rate
		–	±0.50	–	ppb/s	±2.5 ppm F <sub>stab</sub> , 0.5°C/min temperature ramp rate
One-Year Aging	F <sub>1y</sub>	–	±1	–	ppm	At 25°C, after 2-days of continued operation. Aging is measured with respect to day 3.
20-Year Aging	F <sub>20y</sub>	–	±2	–	ppm	At 25°C, after 2-days of continued operation. Aging is measured with respect to day 3.
<b>LVCMOS Output Characteristics</b>						
Duty Cycle	DC	45	–	55	%	60 to 150 MHz
		42	–	55	%	150 to 189 MHz, 200 to 220 MHz
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	1.2	–	ns	10% - 90% Vdd
Output Voltage High	VOH	90%	–	–	Vdd	IOH = +3 mA
Output Voltage Low	VOL	–	–	10%	Vdd	IOL = -3 mA
<b>Start-up Characteristics</b>						
Start-up Time	T <sub>start</sub>	–	2.5	3.5	ms	Time to first pulse, measured from the time Vdd reaches 90% of its final value. Vdd ramp time = 100 μs from 0V to Vdd
Output Enable Time	T <sub>oe</sub>	–	–	285	ns	See <a href="#">Timing Diagrams</a> section below
First Pulse Accuracy	T <sub>stability</sub>	–	5	–	ms	Time to first accurate pulse within rated stability, measured from the time Vdd reaches 90% of its final value. Vdd ramp time = 100 μs

ADVANCE


**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

Table 2. DC Characteristics

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Supply Voltage</b>						
Supply Voltage	Vdd	2.25	2.5	2.75	V	Contact SiTime for 2.25 V to 3.63 V continuous supply voltage support
		2.52	2.8	3.08	V	
		2.7	3.0	3.3	V	
		2.97	3.3	3.63	V	
<b>Current Consumption</b>						
Current Consumption	Idd	–	48	62	mA	F_nom = 100 MHz, No Load, TCXO and DCTCXO modes
		–	52	66	mA	F_nom = 100 MHz, No Load, VCTCXO mode
OE Disable Current	I_od	–	45	52	mA	OE = GND, output weakly pulled down. TCXO, DCTCXO
		–	49	56	mA	OE = GND, output weakly pulled down. VCTCXO mode

Table 3. Input Characteristics

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Input Characteristics – OE Pin</b>						
Input Impedance	Z_in	75	–	–	k $\Omega$	Internal pull up to Vdd
Input High Voltage	VIH	70%	–	–	Vdd	
Input Low Voltage	VIL	–	–	30%	Vdd	
<b>Frequency Tuning Range – Voltage Control or I<sup>2</sup>C mode</b>						
Pull Range	PR	$\pm 6.25$	–	–	ppm	VCTCXO mode; contact SiTime for $\pm 12.5$ and $\pm 25$ ppm
		$\pm 6.25$	–	–	ppm	DCTCXO mode.
		$\pm 10$				
		$\pm 12.5$				
		$\pm 25$				
		$\pm 50$				
		$\pm 80$				
		$\pm 100$				
		$\pm 125$				
		$\pm 150$				
$\pm 200$						
$\pm 400$						
$\pm 600$						
$\pm 800$						
$\pm 1200$						
$\pm 1600$						
$\pm 3200$						
Absolute Pull Range <sup>[3]</sup>	APR	$\pm 2.75$	–	–	ppm	$\pm 0.5$ ppm F_stab, DCTCXO, VCTCXO for PR = $\pm 6.25$ ppm
		$\pm 2.25$	–	–	ppm	$\pm 1.0$ ppm F_stab, DCTCXO, VCTCXO for PR = $\pm 6.25$ ppm
		$\pm 0.75$	–	–	ppm	$\pm 2.5$ ppm F_stab, DCTCXO, VCTCXO for PR = $\pm 6.25$ ppm
Upper Control Voltage	VC_U	90%	–	–	Vdd	VCTCXO mode
Lower Control Voltage	VC_L	–	–	10%	Vdd	VCTCXO mode
Control Voltage Input Impedance	VC_z	8	–	–	M $\Omega$	VCTCXO mode
Control Voltage Input Bandwidth	VC_bw	–	10	–	kHz	VCTCXO mode; contact SiTime for other bandwidth options.
Frequency Control Polarity	F_pol	Positive				VCTCXO mode
Pull Range Linearity	PR_lin	–	0.5	1.0	%	VCTCXO mode
<b>I<sup>2</sup>C Interface Characteristics, 200 Ohm, 550 pF (Max I<sup>2</sup>C Bus Load)</b>						
Bus Frequency	F_I2C	–	100	–	kHz	-40 to 105°C
		–	400	–	kHz	-40 to 105°C
		–	1000	–	kHz	-40 to 85°C
Input Voltage Low	VIL_I2C	–	–	30%	Vdd	DCTCXO mode
Input Voltage High	VIH_I2C	70%	–	–	Vdd	DCTCXO mode
Output Voltage Low	VOL_I2C	–	–	0.4	V	DCTCXO mode
Input Leakage current	I_L	0.5	–	24	$\mu$ A	0.1 V <sub>DD</sub> < V <sub>OUT</sub> < 0.9 V <sub>DD</sub> . Includes typical leakage current from 200 k $\Omega$ pull resistor to VDD; DCTCXO mode
Input Capacitance	C <sub>IN</sub>	–	–	5	pF	DCTCXO mode

Note:

3. APR = PR – initial tolerance – 20-year aging – frequency stability over temperature. Refer to Table 14 for APR with respect to other pull range options.

ADVANCE


**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

**Table 4. Jitter & Phase Noise, -40 to 85°C**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Jitter</b>						
RMS Phase Jitter (random)	T_phj	–	0.31	–	ps	F_nom = 100 MHz, Integration bandwidth = 12 kHz to 20 MHz
RMS Period Jitter	T_jitt_per	–	1.0	–	ps	F_nom = 100 MHz, population 10k
Peak Cycle-to-Cycle Jitter	T_jitt_cc	–	6.6	–	ps	F_nom = 100 MHz, population 1k, measured as absolute value
<b>Phase Noise</b>						
1 Hz offset		–	-61	–	dBc/Hz	F_nom = 100 MHz TCXO and DCTCXO modes, and VCTCXO mode with $\pm 6.25$ ppm pull range
10 Hz offset		–	-89	–	dBc/Hz	
100 Hz offset		–	-107	–	dBc/Hz	
1 kHz offset		–	-128	–	dBc/Hz	
10 kHz offset		–	-133	–	dBc/Hz	
100 kHz offset		–	-133	–	dBc/Hz	
1 MHz offset		–	-150	–	dBc/Hz	
5 MHz offset		–	-157	–	dBc/Hz	
10 MHz offset		–	-157	–	dBc/Hz	
20 MHz offset		–	-159	–	dBc/Hz	
Spurious	T_spur	–	-91	–	dBc	F_nom = 100 MHz, 1 kHz to 40 MHz offsets

**Table 5. Jitter & Phase Noise, -40 to 105°C**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Jitter</b>						
RMS Phase Jitter (random)	T_phj	–	0.31	–	ps	F_nom = 100 MHz, Integration bandwidth = 12 kHz to 20 MHz
RMS Period Jitter	T_jitt_per	–	1.0	–	ps	F_nom = 100 MHz, population 10k
Peak Cycle-to-Cycle Jitter	T_jitt_cc	–	6.6	–	ps	F_nom = 100 MHz, population 1k, measured as absolute value
<b>Phase Noise</b>						
1 Hz offset		–	-61	–	dBc/Hz	F_nom = 100 MHz TCXO and DCTCXO modes, and VCTCXO mode with $\pm 6.25$ ppm pull range
10 Hz offset		–	-89	–	dBc/Hz	
100 Hz offset		–	-107	–	dBc/Hz	
1 kHz offset		–	-128	–	dBc/Hz	
10 kHz offset		–	-133	–	dBc/Hz	
100 kHz offset		–	-133	–	dBc/Hz	
1 MHz offset		–	-150	–	dBc/Hz	
5 MHz offset		–	-157	–	dBc/Hz	
10 MHz offset		–	-157	–	dBc/Hz	
20 MHz offset		–	-159	–	dBc/Hz	
Spurious	T_spur	–	-91	–	dBc	F_nom = 100 MHz, 1 kHz to 40 MHz offsets

ADVANCE


**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO
**Table 6. Absolute Maximum Limits**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Value	Unit
Storage Temperature		-65 to 125	°C
Continuous Power Supply Voltage Range (Vdd)		-0.5 to 4	V
Human Body Model (HBM) ESD Protection	JESD22-A114	2000	V
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	°C
Junction Temperature <sup>[4]</sup>		130	°C

**Note:**

4. Exceeding this temperature for an extended period of time may damage the device.

**Table 7. Thermal Considerations<sup>[5]</sup>**

Package	$\theta_{JA}$ (°C/W)	$\theta_{JC, Bottom}$ (°C/W)
Ceramic 5.0 x 3.2 mm <sup>2</sup>	54	15

**Note:**

5. Measured in still air.

**Table 8. Maximum Operating Junction Temperature<sup>[6]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	80°C
85°C	95°C
105°C	115°C

**Note:**

6. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

**Table 9. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10000	<i>g</i>
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	<i>g</i>
Temperature Cycle	JESD22, Method A104	–	–
Solderability	MIL-STD-883F, Method 2003	–	–
Moisture Sensitivity Level	MSL1 @260°C	–	–

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO




## Device Configurations and Pin-outs


**Table 10. Device Configurations**

Configuration	Pin 1	Pin 5	I <sup>2</sup> C Programmable Parameters
TCXO	OE/NC	NC	–
VCTCXO	VC	NC	–
DCTCXO	OE/NC	A0/NC	Frequency Pull Range, Frequency Pull Value, Output Enable control.


### Pin-out Top Views



**Figure 3. TCXO**



**Figure 4. VCTCXO**



**Figure 5. DCTCXO**

**Table 11. Pin Description**

Pin	Symbol	I/O	Internal Pull-up/Pull Down Resistor	Function
1	OE/NC/VC	OE – Input	100 kΩ Pull-Up	H <sup>[7]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled.
		NC <sup>[8]</sup> – No Connect	–	H or L or Open: No effect on output frequency or other device functions
		VC – Input	–	Control Voltage in VCTCXO Mode
2	SCL / NC <sup>[8]</sup>	SCL – Input	200 kΩ Pull-Up	I <sup>2</sup> C serial clock input.
		No Connect	–	H or L or Open: No effect on output frequency or other device functions
3	NC <sup>[8]</sup>	No Connect	–	H or L or Open: No effect on output frequency or other device functions
4	GND	Power	–	Connect to ground
5	A0 / NC <sup>[8]</sup>	A0 – Input	100 kΩ Pull-Up	Device I <sup>2</sup> C address when the address selection mode is via the A0 pin. This pin is NC when the I <sup>2</sup> C device address is specified in the ordering code. <u>A0 Logic Level</u> <u>I<sup>2</sup>C Address</u> 0                      1100010 1                      1101010
		NC – No Connect	–	H or L or Open: No effect on output frequency or other device functions.
6	CLK	Output	–	LVC MOS
7	NC <sup>[8]</sup>	No Connect	–	H or L or Open: No effect on output frequency or other device functions
8	NC <sup>[8]</sup>	No Connect	–	H or L or Open: No effect on output frequency or other device functions
9	VDD	Power	–	Connect to VDD <sup>[8]</sup>
10	SDA / NC <sup>[8]</sup>	SDA – Input/Output	200 kΩ Pull Up	I <sup>2</sup> C Serial Data.
		NC – No Connect	–	H or L or Open: No effect on output frequency or other device functions.

**Notes:**

- In OE mode for noisy environments, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
- A 0.1 μF capacitor in parallel with a 10 μF capacitor are required between Vdd and GND. The 0.1 μF capacitor is recommended to place close to the device, and place the 10 μF capacitor less than 2 inches away.
- All NC pins can be left floating and do not need to be soldered down.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### Test Circuit Diagrams for LVCMOS Outputs




Figure 6. LVCMOS Test Circuit (OE Function)




Figure 7. LVCMOS Test Circuit (VC Function)




Figure 8. LVCMOS Test Circuit (NC Function)




Figure 9. LVCMOS Test Circuit (I<sup>2</sup>C Control), DCTCXO mode

**Note:**

10. SDA is open-drain and may require pull-up resistor if not present in I<sup>2</sup>C test setup.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



### Waveforms





Figure 10. LVCMOS Waveform Diagram<sup>[11]</sup>

**Note:**


11. Duty Cycle is computed as  $Duty\ Cycle = TH/Period$ .

### Timing Diagrams



T\_start: Time to start from power-off

Figure 11. Startup Timing



T\_oe: Time to re-enable the clock output

Figure 12. OE Enable Timing (OE Mode Only)

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### Typical Performance Plots




Figure 13. Duty Cycle (LVC MOS)




Figure 14. IDD DCTCXO (LVC MOS)




Figure 15. IDD TCXO (LVC MOS)




Figure 16. IDD VCTCXO (LVC MOS)




Figure 17. T\_phj, RMS Random, (DC)TCXO (LVC MOS)




Figure 18. Period Jitter, RMS (LVC MOS)




Figure 19. T\_phj, RMS Random, VCTCXO (LVC MOS)




Figure 20. DCTCXO frequency pull characteristic

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO




**Architecture Overview**

Based on SiTime’s innovative Elite Platform®, the SiT5187 delivers exceptional dynamic performance, i.e. resilience to environmental stressors such as shock, vibration, and fast temperature transients. Underpinning the Elite platform are SiTime’s unique DualMEMS® temperature sensing architecture and TurboCompensation® technologies.

DualMEMS is a noiseless temperature compensation scheme. It consists of two MEMS resonators fabricated on the same die substrate. The TempFlat® resonator is designed with a flat frequency characteristic over temperature whereas the temperature sensing resonator is by design sensitive to temperature changes. The ratio of frequencies between these two resonators provides an accurate reading of the resonator temperature with 20  $\mu$ K resolution.

By placing the two MEMS resonators on the same die, this temperature sensing scheme eliminates any thermal lag and gradients between resonator and temperature sensor, thereby overcoming an inherent weakness of legacy quartz TCXOs.

The DualMEMS temperature sensor drives a state-of-the-art CMOS temperature compensation circuit. The TurboCompensation design, with >100 Hz compensation bandwidth, achieves a dynamic frequency stability that is far superior to any quartz TCXO. The digital temperature compensation enables additional optimization of frequency stability and frequency slope over temperature within any chosen temperature range for a given system design.



**Figure 21. Elite Architecture**

The Elite platform also incorporates a high resolution, low noise frequency synthesizer along with the industry standard I<sup>2</sup>C bus. This unique combination enables system designers to digitally control the output frequency in steps as low as 5 ppt and over a wide range up to  $\pm 3200$  ppm.

For more information regarding the Elite platform and its benefits please visit:

- [SiTime's breakthroughs](#) section
- TechPaper: [DualMEMS Temperature Sensing Technology](#)
- TechPaper: [DualMEMS Resonator TDC](#)

**Functional Overview**

The SiT5187 is designed for maximum flexibility with an array of factory programmable options, enabling system designers to configure this precision device for optimal performance in a given application.

**Frequency Stability**

The SiT5187 comes in three factory-trimmed stability grades.

**Table 12. Stability Grades vs. Ordering Codes**

Frequency Stability Over Temperature	Ordering Code
$\pm 0.5$ ppm	K
$\pm 1.0$ ppm	A
$\pm 2.5$ ppm	D

**Output Frequency and Format**

The SiT5187 can be factory programmed for an output frequency without sacrificing lead time or incurring an upfront customization cost typically associated with custom-frequency quartz TCXOs.

**Output Frequency Tuning**

In addition to the non-pullable TCXO, the SiT5187 can also support output frequency tuning through either an analog control voltage (VCTCXO), or I<sup>2</sup>C interface (DTCXO). The I<sup>2</sup>C interface enables 16 factory programmed pull-range options from  $\pm 6.25$  ppm to  $\pm 3200$  ppm. The pull range can also be reprogrammed via I<sup>2</sup>C to any supported pull-range value.

Refer to [Device Configuration](#) section for details.

ADVANCE


**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

### Pin 1 Configuration (OE, VC, or NC)

Pin 1 of the SiT5187 can be factory programmed to support three modes: Output Enable (OE), Voltage Control (VC), or No Connect (NC).

**Table 13. Pin Configuration Options**

Pin 1 Configuration	Operating Mode	Output
OE	TCXO/DCTCXO	Active or High-Z
NC	TCXO/DCTCXO	Active
VC	VCTCXO	Active

When pin 1 is configured as OE pin, the device output is guaranteed to operate in one of the following two states:


- Clock output with the frequency specified in the part number when Pin 1 is pulled to logic high
- Hi-Z mode with weak pull down when pin 1 is pulled to logic low.

When pin 1 is configured as NC, the device is guaranteed to output the frequency specified in the part number at all times, regardless of the logic level on pin 1.

In the VCTCXO configuration, the user can fine-tune the output frequency from the nominal frequency specified in the part number by varying the pin 1 voltage. The guaranteed allowable variation of the output frequency is specified as pull range. A VCTCXO part number must contain a valid pull-range ordering code.

### Device Configurations

The SiT5187 supports 3 device configurations – TCXO, VCTCXO, and DCTCXO. The TCXO and VCTCXO options are directly compatible with the quartz TCXO and VCTCXO. The DCTCXO configuration provides performance enhancement by eliminating VCTCXO's sensitivity to control voltage noise with an I<sup>2</sup>C digital interface for frequency tuning.



**Figure 22. Block Diagram – TCXO**

### TCXO Configuration

The TCXO configuration generates a fixed frequency output, as shown in Figure 22. The frequency is specified by the user in the frequency field of the device ordering code and then factory programmed. Other factory programmable options include supply voltage, and pin 1 functionality (OE or NC).

Refer to the [Ordering Information](#) section at the end of the datasheet for a list of all ordering options.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### VCTCXO Configuration


A VCTCXO, shown in [Figure 23](#), is a frequency control device whose output frequency is an approximately linear function of control voltage applied to the voltage control pin. VCTCXOs have a number of use cases including the VCO portion of a jitter attenuation/jitter cleaner PLL Loop.

The SiT5187 achieves a 10x better pull range linearity of  $<0.5\%$  via a high-resolution fractional PLL compared with 5% to 10% typical of quartz VCTCXOs that rely on pulling a resonator. By contrast, quartz-based VCTCXOs change output frequency by varying the capacitive load of a crystal resonator using varactor diodes, which results in poor linearity.

Note that the output frequency of the VCTCXO is proportional to the analog control voltage applied to pin 1. Because this control signal is analog and directly controls the output frequency, care must be taken to minimize noise on this pin.

The nominal output frequency is factory programmed per the customer's request to 6 digits of precision and is defined as the output frequency when the control voltage equals  $V_{dd}/2$ . The maximum output frequency variation from this nominal value is set by the pull range, which is also factory programmed to the customer's desired value and specified by the ordering code. The [Ordering Information](#) section shows all ordering options and associated ordering codes.

Refer to Appendix 1 [Design Considerations with VCTCXO](#) for more information on critical VCTCXO parameters including pull range linearity, absolute pull range, control voltage bandwidth, and  $K_v$ .



**Figure 23. Block Diagram – VCTCXO**

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO




## DCTCXO Configuration

The SiT5187 offers digital control of the output frequency, as shown in [Figure 24](#). The output frequency is controlled by writing frequency control words over the I<sup>2</sup>C interface.

There are several advantages of DCTCXOs relative to VCTCXOs:

- 1) Frequency control resolution as low as 5 ppt. This high resolution minimizes accumulated time error in synchronization applications.
- 2) Lower system cost – A VCTCXO may need a Digital to Analog Converter (DAC) to drive the control voltage input. In a DCTCXO, the frequency control is achieved digitally by register writes to the control registers via I<sup>2</sup>C, thereby eliminating the need for a DAC.
- 3) Better noise immunity – The analog signal used to drive the voltage control pin of a VCTCXO can be sensitive to noise, and the trace over which the signal is routed can be susceptible to noise coupling from the system. The DCTCXO does not suffer from analog noise coupling since the frequency control is performed digitally through I<sup>2</sup>C.
- 4) No frequency-pull non-linearity – The frequency pulling is achieved via fractional feedback divider of the PLL, eliminating any pull non-linearity concerns typical of quartz-based VCTCXOs. This improves dynamic performance in closed-loop applications.
- 5) Programmable wide pull range – The DCTCXO pulling mechanism is via the fractional feedback divider and is therefore not constrained by resonator pullability as in quartz-based solutions. The SiT5187 offers 16 frequency pull-range options from  $\pm 6.25$ ppm to  $\pm 3200$  ppm, providing system designers great flexibility.

Refer to Appendix 2 [Design Considerations with DCTCXO](#) for more information on critical DCTCXO parameters including pull range, absolute pull range, frequency output, and I<sup>2</sup>C control registers.



**Figure 24. Block Diagram**

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



## VCXO-Specific Design Considerations

### Linearity

In any VCTCXO, there will be some deviation of the frequency-voltage (FV) characteristic from an ideal straight line. Linearity is the ratio of this maximum deviation to the total pull range, expressed as a percentage. Figure 25 below shows the typical pull linearity of a SiTime VCTCXO. The linearity is excellent (1% maximum) relative to most quartz offerings because the frequency pulling is achieved with a PLL rather than varactor diodes.




Figure 25. Typical SiTime VCTCXO Linearity

### Control Voltage Bandwidth

Control voltage bandwidth, sometimes called “modulation rate” or “modulation bandwidth”, indicates how fast a VCO can respond to voltage changes at its input. The ratio of the output frequency variation to the input voltage variation, previously denoted by  $K_v$ , has a low-pass characteristic in most VCTCXOs. The control voltage bandwidth equals the modulating frequency where the output frequency deviation equals 0.707 (e.g. -3 dB) of its DC value, for DC inputs swept in the same voltage range.

For example, a part with a ±6.25 ppm pull range and a 0-3V control voltage can be regarded as having an average  $K_v$  of 4.17 ppm/V (12.5 ppm/3V = 4.17 ppm/V). Applying an input of 1.5V DC ± 0.5V (1.0 V to 2.0V) causes an output frequency change of 4.17 ppm (±2.08 ppm). If the control voltage bandwidth is specified as 10 kHz, the peak-to-peak value of the output frequency change will be reduced to 4.33 ppm/√2 or 2.95 ppm, as the frequency of the control voltage change is increased to 10 kHz.

### FV Characteristic Slope $K_v$

The slope of the FV characteristic is a critical design parameter in many low bandwidth PLL applications. The slope is the derivative of the FV characteristic – the deviation of frequency divided by the control voltage change needed to produce that frequency deviation, over a small voltage span, as shown below:

$$K_v = \frac{\Delta f_{out}}{\Delta V_{in}}$$

It is typically expressed in kHz/Volt, MHz/Volt, ppm/Volt, or similar units. This slope is usually called “ $K_v$ ” based on terminology used in PLL designs.

The extreme linear characteristic of the SiTime SiT5187 VCTCXO family means that there is very little  $K_v$  variation across the whole input voltage range (typically <1%), significantly reducing the design burden on the PLL designer. Figure 26 below illustrates the typical  $K_v$  variation.




Figure 26. Typical SiTime  $K_v$  Variation

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



**Pull Range, Absolute Pull Range**


Pull range (PR) is the amount of frequency deviation that will result from changing the control voltage over its maximum range under nominal conditions.

Absolute pull range (APR) is the guaranteed controllable frequency range over all environmental and aging conditions. Effectively, it is the amount of pull range remaining after taking into account frequency stability, tolerances over variables such as temperature, power supply voltage, and aging, i.e.:

$$APR = PR - F_{\text{stability}} - F_{\text{aging}}$$

where  $F_{\text{stability}}$  is the device frequency stability due to initial tolerance and variations on temperature, power supply, and load.

Figure 27 shows a typical SiTime VCTCXO FV characteristic. The FV characteristic varies with conditions, so that the frequency output at a given input voltage can vary by as much as the specified frequency stability of the VCTCXO. For such VCTCXOs, the frequency stability and APR are independent of each other. This allows very wide range of pull options without compromising frequency stability.



**Figure 27. Typical SiTime VCTCXO FV Characteristic**

The upper and lower control voltages are the specified limits of the input voltage range as shown in Figure 27 above. Applying voltages beyond the upper and lower voltages do not result in noticeable changes of output frequency. In other words, the FV characteristic of the VCTCXO saturates beyond these voltages. Figures 1 and 2 show these voltages as Lower Control Voltage (VC\_L) and Upper Control Voltage (VC\_U).

Table 14 below shows the pull range and corresponding APR values for each of the frequency vs. temperature ordering options.

**Table 14. VCTCXO Pull Range, APR Options<sup>[12]</sup>** Typical unless specified otherwise. Pull range (PR) is ±6.25 ppm.

Pull Range Ordering Code	Device Option(s)	APR ppm		
		±0.5 ppm option ±2 ppm 20-year aging	±1.0 ppm option ±2 ppm 20-year aging	±2.5 ppm option ±2 ppm 20-year aging
T	VCTCXO	±2.75	±2.25	±0.75

**Notes:**

12. APR includes initial tolerance, frequency stability vs. temperature, and the corresponding 20-year aging.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

## DCTCXO-Specific Design Considerations

### Pull Range and Absolute Pull Range

Pull range and absolute pull range are described in the previous section. [Table 15](#) below shows the pull range and corresponding APR values for each of the frequency vs. temperature ordering options.

**Table 15. APR Options<sup>[13]</sup>**

Pull Range Ordering Code	Pull Range ppm	APR ppm $\pm 0.5$ ppm option $\pm 2$ ppm 20-year aging	APR ppm $\pm 1.0$ ppm option $\pm 2$ ppm 20-year aging	APR ppm $\pm 2.5$ ppm option $\pm 2$ ppm 20-year aging
T	$\pm 6.25$	$\pm 2.75$	$\pm 2.25$	$\pm 0.75$
R	$\pm 10$	$\pm 6.50$	$\pm 6.0$	$\pm 4.5$
Q	$\pm 12.5$	$\pm 9.0$	$\pm 8.5$	$\pm 7.0$
M	$\pm 25$	$\pm 21.5$	$\pm 21.0$	$\pm 19.5$
B	$\pm 50$	$\pm 46.5$	$\pm 46.0$	$\pm 44.5$
C	$\pm 80$	$\pm 76.5$	$\pm 76.0$	$\pm 74.5$
E	$\pm 100$	$\pm 96.5$	$\pm 96.0$	$\pm 94.5$
F	$\pm 125$	$\pm 126.5$	$\pm 121.0$	$\pm 119.5$
G	$\pm 150$	$\pm 146.5$	$\pm 146.0$	$\pm 144.5$
H	$\pm 200$	$\pm 196.5$	$\pm 196.0$	$\pm 194.5$
X	$\pm 400$	$\pm 396.5$	$\pm 396.0$	$\pm 394.5$
L	$\pm 600$	$\pm 596.5$	$\pm 596.0$	$\pm 594.5$
Y	$\pm 800$	$\pm 796.5$	$\pm 796.0$	$\pm 794.5$
S	$\pm 1200$	$\pm 1196.5$	$\pm 1196.0$	$\pm 1194.5$
Z	$\pm 1600$	$\pm 1596.5$	$\pm 1596.0$	$\pm 1594.5$
U	$\pm 3200$	$\pm 3196.5$	$\pm 3196.0$	$\pm 3194.5$

**Notes:**

13. APR includes initial tolerance, frequency stability vs. temperature, and the corresponding 20-year aging.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### Output Frequency

The device powers up at the nominal operating frequency and pull range specified by the ordering code. After power-up both pull range and output frequency can be controlled via I<sup>2</sup>C writes to the respective control registers. The maximum output frequency change is constrained by the pull range limits.

The pull range is specified by the value loaded in the digital pull-range control register. The 16 pull range choices are specified in the control register and range from  $\pm 6.25$  ppm to  $\pm 3200$  ppm.

Table 16 below shows the frequency resolution versus pull range programmed value


**Table 16. Frequency Resolution versus Pull Range**

Programmed Pull Range	Frequency Resolution
$\pm 6.25$ ppm	$5 \times 10^{-12}$
$\pm 10$ ppm	$5 \times 10^{-12}$
$\pm 12.5$ ppm	$5 \times 10^{-12}$
$\pm 25$ ppm	$5 \times 10^{-12}$
$\pm 50$ ppm	$5 \times 10^{-12}$
$\pm 80$ ppm	$5 \times 10^{-12}$
$\pm 100$ ppm	$5 \times 10^{-12}$
$\pm 120$ ppm	$5 \times 10^{-12}$
$\pm 150$ ppm	$5 \times 10^{-12}$
$\pm 200$ ppm	$5 \times 10^{-12}$
$\pm 400$ ppm	$1 \times 10^{-11}$
$\pm 600$ ppm	$1.4 \times 10^{-11}$
$\pm 800$ ppm	$2.1 \times 10^{-11}$
$\pm 1200$ ppm	$3.2 \times 10^{-11}$
$\pm 1600$ ppm	$4.7 \times 10^{-11}$
$\pm 3200$ ppm	$9.4 \times 10^{-11}$

The ppm frequency offset is specified by the 26 bit DCXO frequency control register in two's complement format as described in the I<sup>2</sup>C Register Descriptions. The power up default value is 000000000000000000000000b which sets the output frequency at its nominal value (0 ppm). To change the output frequency, a frequency control word is written to 0x00[15:0] (Least Significant Word) and 0x01[9:0] (Most Significant Word). The LSW value should be written first followed by the MSW value; the frequency change is initiated after the MSW value is written.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



**Figure 28. Pull Range and Frequency Control Word**

Figure 28 shows how the two’s complement signed value of the frequency control word sets the output frequency within the ppm pull range set by 0x02:[3:0]. This example shows use of the ±200 ppm pull range. Therefore, to set the desired output frequency, one just needs to calculate the fraction of full scale value ppm, convert to two’s complement binary, and then write these values to the frequency control registers.

The following formula generates the control word value:

**Control word value = RND( $2^{25}-1$ ) × ppm shift from nominal/pull range)**, where RND is the rounding function which rounds the number to the nearest whole number. Two examples follow, assuming a ±200 ppm pull range:

**Example 1:**

- Default Output Frequency = 98.304 MHz
- Desired Output Frequency = 98.31284736 MHz (90 ppm)

$2^{25}-1$  corresponds to +200 ppm, and the fractional value required for +90 ppm can be calculated as follows.

■  $90 \text{ ppm} / 200 \text{ ppm} \times (2^{25}-1) = 15,099,493.95$ .

Rounding to the nearest whole number yields 15,099,494 and converting to two’s complement gives a binary value of 111001100110011001100110, or E66666 in hex.

**Example 2:**

- Default Output Frequency = 155.52 MHz
- Desired Output Frequency = 155.512224 MHz (-50 ppm)

Following the formula shown above,

■  $(-50 \text{ ppm} / 200 \text{ ppm}) \times (2^{25}-1) = -8,388,607.75$ .

Rounding this to the nearest whole number results in -8,388,608.

Converting this to two’s complement binary results in 111000000000000000000000, or 3800000 in hex.

To summarize, the procedure for calculating the frequency control word associated with a given ppm offset is as follows:

- 6) Calculate the fraction of the half-pull range needed. For example, if the total pull range is set for ±100 ppm and a +20 ppm shift from the nominal frequency is needed, this fraction is  $20 \text{ ppm} / 100 \text{ ppm} = 0.2$
- 7) Multiply this fraction by the full-half scale word value,  $2^{25}-1 = 33,554,431$ , round to the nearest whole number, and convert the result to two’s complement binary. Following the +20ppm example, this value is  $0.2 \times 33,554,431 = 6,710,886.2$  and rounded to 6,710,886.
- 8) Write the two’s complement binary value starting with the Least Significant Word (LSW) 0x00[16:0], followed by the Most Significant Word (MSW), 0x01[9:0]. If the user desires that the output remains enabled while changing the frequency, a 1 must also be written to the OE control bit 0x01[10] if the device has software OE Control Enabled.

It is important to note that the maximum Digital Control update rate is 38 kHz regardless of I<sup>2</sup>C bus speed.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO


## I<sup>2</sup>C Control Registers

The SiT5187 enables control of frequency pull range, frequency pull value, and Output Enable via I<sup>2</sup>C writes to the control registers. Table 17 below shows the register map summary, and detailed register descriptions follow.

**Table 17. Register Map Summary**

Address	Bits	Access	Description
0x00	[15:0]	RW	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)
0x01	[15:11]	R	NOT USED
	[10]	RW	OE Control. This bit is only active if the output enable function is under software control. If the device is configured for hardware control using the OE pin, writing to this bit has no effect.
	[9:0]	RW	DIGITAL FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)
0x02	[15:4]	R	NOT USED
	[3:0]	RW	DIGITAL PULL RANGE CONTROL

## Register Descriptions

### Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD (LSW)[15:0]															

Bits	Name	Access	Description
15:0	DIGITAL FREQUENCY CONTROL LEAST SIGNIFICANT WORD	RW	<p>Bits [15:0] are the lower 16 bits of the 26 bit FrequencyControlWord and are the Least Significant Word (LSW). The upper 10 bits are in register 0x01[9:0] and are the Most Significant Word (MSW). The lower 16 bits together with the upper 10 bits specify a 26-bit frequency control word.</p> <p>This power-up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After power-up, the system can write to these two registers to pull the frequency across the pull range. The register values are two's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the previous section.</p>

ADVANCE


**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

**Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	NOT USED					OE	DCXO FREQUENCY CONTROL[9:0] MSW									

Bits	Name	Access	Description
15:11	NOT USED	R	Bits [15:10] are read only and return all 0's when read. Writing to these bits has no effect.
10	OE Control	RW	<p>Output Enable Software Control. Allows the user to enable and disable the output driver via I<sup>2</sup>C.</p> <p>0 = Output Disabled (Default) 1 = Output Enabled</p> <p>This bit is only active if the Output Enable function is under software control. If the device is configured for hardware control using the OE pin, writing to this bit has no effect.</p>
9:0	DIGITAL FREQUENCY CONTROL MOST SIGNIFICANT WORD (MSW)	RW	<p>Bits [9:0] are the upper 10 bits of the 26 bit FrequencyControlWord and are the Most Significant Word (MSW). The lower 16 bits are in register 0x00[15:0] and are the Least Significant Word (LSW). These lower 16 bits together with the upper 10 bits specify a 26-bit frequency control word.</p> <p>This power-up default values of all 26 bits are 0 which sets the output frequency at its nominal value. After power-up, the system can write to these two registers to pull the frequency across the pull range. The register values are two's complement to support positive and negative control values. The LSW value should be written before the MSW value because the frequency change is initiated when the new values are loaded into the MSW. More details and examples are discussed in the previous section.</p>

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



**Register Address: 0x02. DIGITAL PULL RANGE CONTROL<sup>[14]</sup>**

Bit	15	14	13	12	11	10	9	6	5	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW
Default	0	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X
Name	NONE												DIGITAL PULL RANGE CONTROL			

**Notes:**

14. Default values are factory set but can be over-written after power-up.

Bits	Name	Access	Description
15:4	NONE	R	Bits [15:4] are read only and return all 0's when read. Writing to these bits has no effect.
3:0	DIGITAL PULL RANGE CONTROL	RW	<p>Sets the digital pull range of the DCXO. The table below shows the available pull range values and associated bit settings. The default value is factory programmed.</p> <p><b>Bit</b></p> <p><b>3 2 1 0</b></p> <p>0 0 0 0: ±6.25 ppm                      0 0 0 1: ±10 ppm                      0 0 1 0: ±12.5 ppm                      0 0 1 1: ±25 ppm                      0 1 0 0: ±50 ppm                      0 1 0 1: ±80 ppm                      0 1 1 0: ±100 ppm                      0 1 1 1: ±125 ppm                      1 0 0 0: ±150 ppm                      1 0 0 1: ±200 ppm                      1 0 1 0: ±400 ppm                      1 0 1 1: ±600 ppm                      1 1 0 0: ±800 ppm                      1 1 0 1: ±1200 ppm                      1 1 1 0: ±1600 ppm                      1 1 1 1: ±3200 ppm</p>

ADVANCE

# SiT5187 AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



## Serial Interface Configuration Description

The SiT5187 includes an I<sup>2</sup>C interface to access registers that control the DCTCXO frequency pull range, and frequency pull value. The SiT5187 I<sup>2</sup>C slave-only interface supports clock speeds up to 1 MHz. The SiT5187 I<sup>2</sup>C module is based on the I<sup>2</sup>C specification, UM1024 (Rev.6 April 4, 2014 of NXP Semiconductor).

## Serial Signal Format

The SDA line must be stable during the high period of the SCL. SDA transitions are allowed only during SCL low level for data communication. Only one transition is allowed during the low SCL state to communicate one bit of data. Figure 29 shows the detailed timing diagram.

An idle I<sup>2</sup>C bus state occurs when both SCL and SDA are not being driven by any master and are therefore in a logic HI state due to the pull up resistors. Every transaction begins with a START (S) signal and ends with a STOP (P) signal. A START condition is defined by a high to low transition on the SDA while SCL is high. A STOP condition is defined by a low to high transition on the SDA while SCL is high. START and STOP conditions are always generated by the master. This slave module also supports repeated START (Sr) condition which is same as START condition instead of STOP condition (the blue-color line shows repeated START in Figure 30).




Figure 29. Data and clock timing relation in I<sup>2</sup>C bus




Figure 30. START and STOP (or repeated START, blue line) condition

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### Parallel Signal Format

Every data byte is 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred with the MSB (Most Significant Bit) first. The detailed data transfer format is shown in Figure 32 below.

The acknowledge bit must occur after every byte transfer and it allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. The acknowledge signal is defined as follows: the transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line low and it remains stable low during the high period of this clock pulse. Setup and hold times must also be taken into account. When SDA remains high during this ninth clock pulse, this is defined as the Not-Acknowledge signal (NACK). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer. The only condition that leads to the generation of NACK from the SiT5187 is when the transmitted address does not match the slave address. When the master is reading data from the SiT5187, the SiT5187 expects the ACK from the master at the end of received data, so that the slave releases the SDA line and the master can generate the STOP or repeated START. If there is a NACK signal at the end of the data, then the SiT5187 tries to send the next data. If the first bit of the next data is "0", then the SiT5187 holds the SDA line to "0", thereby blocking the master from generating a STOP/(re)START signal.

### Parallel Data Format

This I<sup>2</sup>C slave module supports 7-bit device addressing format. The 8<sup>th</sup> bit is a read/write bit and "0" indicates a read transaction and a "1" indicates a write transaction. The register addresses are 8-bits long with an address range of 0 to 255 (00h to FFh). Auto address incrementing is supported which allows data to be transferred to contiguous addresses without the need to write each address beyond the first address. Since the maximum register address value is 255, the address will roll from 255 back to 0 when auto address incrementing is used. Obviously, auto address incrementing should only be used for writing to contiguous addresses. The data format is 16-bit (two bytes) with the most significant byte being transferred first.




Figure 31. Parallel signaling format




Figure 32. Parallel data byte format

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



Figure 33 below shows the I<sup>2</sup>C sequence for writing the 4-byte control word using auto address incrementing.




Figure 33. Writing the Frequency Control Word

Table 18. DCTCXO Delay and Settling Time

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Frequency Change Delay	$T_{fdelay}$	–	22	–	µsec	
Frequency Settling Time	$T_{settle}$	–	30	–	µsec	Time to settle to 1% of final frequency value.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



### I<sup>2</sup>C Timing Specification

The below timing diagram and table illustrate the timing relationships for both master and slave.




Figure 34. I<sup>2</sup>C Timing Diagram

Table 19. I<sup>2</sup>C Timing Requirements

Parameter	Speed Mode	Value	Unit
t <sub>SETUP</sub>	FM+ (1 MHz)	> 50	nsec
	FM (400KHz)	> 100	nsec
	SM (100KHz)	> 250	nsec
t <sub>HOLD</sub>	FM+ (1 MHz)	> 0	nsec
	FM (400KHz)	> 0	nsec
	SM (100KHz)	> 0	nsec
t <sub>VD:AWK</sub>	FM+	> 450	nsec
	FM (400KHz)	> 900	nsec
	SM (100KHz)	> 3450	nsec
t <sub>VD:DAT</sub>		NA (s-awk + s-data)/(m-awk/s-data)	

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



### I<sup>2</sup>C Device Address Modes

There are two I<sup>2</sup>C address modes:

- 1) Factory Programmed Mode. The lower 4 bits of the 7-bit device address are set by ordering code as shown in [Table 20](#) below. There are 16 factory programmed addresses available. In this mode, pin 5 is NC and the A0 I<sup>2</sup>C address pin control function is not available.
- 2) A0 Pin Control. This mode allows the user to select between two I<sup>2</sup>C Device addresses as shown in [Table 21](#).

**Table 20. Factory Programmed I<sup>2</sup>C Address Control<sup>[15]</sup>**

I <sup>2</sup> C Address Ordering Code	Device I <sup>2</sup> C Address
0	1100000
1	1100001
2	1100010
3	1100011
4	1100100
5	1100101
6	1100110
7	1100111
8	1101000
9	1101001
A	1101010
B	1101011
C	1101100
D	1101101
E	1101110
F	1101111

**Notes:**

15. Table 20 is only valid for the DCTCXO device option which supports I<sup>2</sup>C Control.

**Table 21. Pin Selectable I<sup>2</sup>C Address Control<sup>[16]</sup>**

A0 Pin 5	I <sup>2</sup> C Address
0	1100010
1	1101010

**Notes:**


16. Table 21 is only valid for the DCTCXO device option which supports I<sup>2</sup>C control and A0 Device Address Control Pin.

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO



**Schematic Example**



**Figure 35. DCTCXO schematic example.**

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz, ±0.5 to ±2.5 ppm, Elite Platform Super-TCXO



### Dimensions and Patterns

Package Size – Dimensions (Unit: mm)						
		SYMBOL	MIN	NOM	MAX	
	TOTAL THICKNESS	A	0.840	0.950	1.060	
	BODY SIZE	X	D	4.850	5.000	5.150
		Y	E	3.050	3.200	3.350
	LEAD PITCH	e	1.070	1.200	0.330	
		e1	1.200	1.350	1.480	
		e2	0.970	1.100	1.230	
	LEAD LENGTH	L	0.970	1.100	1.230	
		L1	0.770	0.900	1.030	
	LEAD WIDTH	W	0.470	0.600	0.730	
W1		0.670	0.800	0.930		
W2		0.470	0.600	0.730		
NOTES						
1. Dimensioning and tolerancing conform to ASME Y14.5-2009.						
2. All dimensions are in millimeters.						
TITLE		DWG. NO.				
10L CQFN		POD-CQFN-010-E05032-036				
3.200x5.000x0.950mm		REV.	SHEET			
DATE	29-JUN-2018	A01	1 OF 1			

Recommended Land Pattern (Unit: mm)							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Solder Print Layout</th> </tr> </thead> <tbody> <tr> <td style="width: 70%;">10L Ceramic</td> <td rowspan="3" style="text-align: center; vertical-align: middle;"> </td> </tr> <tr> <td>5.0x3.2x0.95</td> </tr> <tr> <td>2017/06/20</td> </tr> </tbody> </table>	Solder Print Layout		10L Ceramic		5.0x3.2x0.95	2017/06/20
Solder Print Layout							
10L Ceramic							
5.0x3.2x0.95							
2017/06/20							

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO

## Layout Guidelines

- The SiT5187 uses internal regulators to minimize the impact of power supply noise. For further reduction of noise, it is essential to use two bypass capacitors (0.1  $\mu$ F and 10  $\mu$ F). Place the bypass capacitors as close to Vdd pin as possible, typically within 1 to 2 mm. Ensure that the 0.1 $\mu$ F cap is closer to the device Vdd and GND power pins.
- It is also recommended to connect all NC pins to the ground plane and place multiple vias under the GND pin for maximum heat dissipation.
- For additional layout recommendations, refer to the [Best Design Layout Practices](#).

## Manufacturing Guidelines

The SiT5187 Super-TCXOs are precision timing devices. **Proper PCB solder and cleaning processes** must be followed to ensure best performance and long-term reliability.

- **No Ultrasonic or Megasonic Cleaning:** Do not subject the SiT5187 to an ultrasonic or megasonic cleaning environment. Otherwise, permanent damage or long-term reliability issues to the device may result.
- **No external cover.** Unlike legacy quartz TCXOs, the SiT5187 is engineered to operate reliably, without performance degradation, in the presence of ambient disturbers such as airflow and sudden temperature changes. Therefore, the use of an external cover typically required by quartz TCXOs is not needed.
- **Reflow profile:** For mounting these devices to the PCB, IPC/JEDEC J-STD-020 compliant reflow profile must be used. Device performance is not guaranteed if soldered manually or with a non-compliant reflow profile.
- **PCB cleaning:** after the surface mount (SMT)/reflow process, solder flux residues may be present on the PCB and around the pads of the device. Excess residual solder flux may lead to problems such as pad corrosion, elevated leakage currents, increased frequency aging, or other performance degradation. For optimal device performance and long-term reliability, thorough cleaning and drying of the PCB is required as shortly after the reflow process as possible, even when using a “no clean” flux. Care should be taken to remove all residual flux between the SiTime device and the PCB. Note that ultrasonic PCB cleaning should not be used with SiTime oscillators.
- For additional manufacturing guidelines and marking/tape-reel instructions, refer to [SiTime Manufacturing Notes](#).

ADVANCE

**SiT5187** AEC-Q100, 60 to 220 MHz,  $\pm 0.5$  to  $\pm 2.5$  ppm, Elite Platform Super-TCXO


Table 22. Additional Information

Document	Description	Download Link
Evaluation Boards	SiT6722EB Evaluation Board User Manual	<a href="https://www.sitime.com/support/user-guides">https://www.sitime.com/support/user-guides</a>
Time Master Web-based Configurator	Web tool to establish proper programming	<a href="https://www.sitime.com/time-master-web-based-configurator">https://www.sitime.com/time-master-web-based-configurator</a>
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products">https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products</a>
Termination Techniques	Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
Layout Techniques	Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>

Table 23. Revision History

Version	Release Date	Change Summary
0.3	25-Jan-2019	First release, advanced information
0.31	1-Jan-2023	Updated company disclaimer, links, references and icons

**SiTime Corporation**, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | **Phone:** +1-408-328-4400 | **Fax:** +1-408-328-4439

© SiTime Corporation 2019-2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS: USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For aerospace and defense applications, SiTime recommends using only [Endura™ ruggedized products](#).

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.